	1	1. An inrush circuit for electronic devices having
J _N C	2	high input capacitance, said inrush circuit comprising:
\	5 3	time delay means for eliminating false action;
	4	means for providing a voltage ramp, operatively
	5	connected to said time delay means;
	6	means defining an output voltage;
	7	an operational amplifier circuit having a
	8	reference input, said operational amplifier
	9	circuit receiving said voltage ramp at said
	10	reference input and comparing a divided sample
	11	of said output voltage with the voltage ramp, said
o L	12	operational amplifier operating in a linear
	13	mode, whereby said output voltage approximates a
	14	multiple of the voltage ramp; and
	15	transistor means electronically connected to said
	16	operational amplifier circuit, said transistor
	17	means operating in linear mode during capacitor
	18	charging, and subsequently reaching a full-ON

2

3

1

2

3

1

2

3

19	state,	in	or	der	to	convey	full	power	supply
20	capacit	cy t	0	a l	.oad/	during	norma	al opei	ration.

1

- 2. The inrush circuit for electronic devices in accordance with claim 1, wherein said transistor means comprises a power field effect transistor.
 - 3. The inrush circuit for electronic devices in accordance with claim 1, wherein said output voltage approximates the voltage ramp by a gain of two.
 - 4. The inrush circuit for electronic devices in accordance with claim 1, wherein said electronic devices comprise a point-of-sale printer.
 - 5. The inrush circuit for electronic devices in accordance with claim 1, wherein said time delay means reaches threshold in approximately 50 ms.
- The inrush circuit for electronic devices in accordance with claim 2, wherein said field effect transistor is operative initially in an OFF state, and subsequently becomes operative in a full-ON state.

(). The inrush circuit for electronic devices in
accordance with claim 6, wherein said field effect
transistor is part of a linear feedback loop, and further
comprising capacitive means electronically connected to said
field effect transistor for ensuring that said field effect
transistor is initially operative in said OFF state, said
capacitive means being minimized to subsequently prevent
interfering with said linear feedback loop.

7. The inrush circuit for electronic devices in accordance with claim 2, further comprising capacitive means electronically connected to said operational amplifier for preventing oscillation thereof.

1	9. An inrush circuit for electronic devices having
2	high input capacitance, said inrush circuit comprising:
3	means for providing a voltage ramp;
4	means defining an output voltage;
5	an operational amplifier circuit having a
6	reference input, said operational amplifier
7	circuit receiving/said voltage ramp at said
8	reference input and comparing a divided sample
9	of said output voltage with the voltage ramp, said
10	operational amplifier operating in a linear
11	mode, whereby/said output voltage approximates a
12	multiple of the voltage ramp; and
13	a field effect transistor electronically connected
14	to said operational amplifier circuit, said
15	field effect transistor operating in linear mode
16	during capacitor charging, and subsequently
17	reaching a full-ON state in order to convey full
18	power supply capacity to a load during normal
19	operation.

2

3

1

2

3

1

2

3

4

- 1 10. The inrush circuit for electronic devices in 2 accordance with claim 9, wherein said output voltage 3 approximates the voltage ramp by a gain of two.
 - 11. The inrush circuit for electronic devices in accordance with claim 9, wherein said electronic devices comprise a point-of-sale printer.
 - 12. The inrush circuit for electronic devices in accordance with claim 9, wherein said time delay means reaches threshold in approximately 50 ms.
 - 13. The inrush circuit for electronic devices in accordance with claim 9, wherein said field effect transistor is operative initially in an OFF state, and subsequently becomes operative in a full-ON state.

14. The inrush circuit for electronic devices in accordance with claim 13, wherein said field effect transistor is part of a linear feedback loop, and further comprising capacitive means electronically connected to said field effect transistor for ensuring that said field effect transistor is initially operative in said OFF state, said capacitive means being minimized to subsequently prevent interfering with said linear feedback loop.

- 15. The inrush circuit for electronic devices in accordance with claim 9, further comprising capacitive means electronically connected to said operational amplifier, for preventing oscillation thereof.
- 16. The inrush circuit for electronic devices in accordance with claim 9, further comprising time delay means electronically connected to said means for providing said voltage ramp, said time delay means eliminating false action.

